Abstract. The specification language RC T L, an extension of C T L, is defined by adding the power of regular expressions to C T L. In addition to being a more expressive and natural hardware specification language than C T L, a large family of RC T L formulas can be verified on-the-fly (during symbolic reachability analysis). On-the-fly model checking, as a powerful verification paradigm, is especially efficient when the specification is false and extremely efficient when the computation needed to get to a failing state is short. It is suitable for the inherently gradual design process since it detects a multitude of bugs at the early verification stages, and paves the way towards finding the more complex errors as the design matures. It is shown that for every erroneous finite computation, there is an RC T L formula that detects it and can be verified on-the-fly. On-thefly verification of RC T L formulas has moved model checking in IBM into a different class of designs inaccessible by prior techniques.
Introduction
CTL Model-Checking [CE81a] [CE81b] is the procedure of deciding whether a given model satisfies a given CTL formula (we use the term model to denote a finite, closed, non-deterministic state machine). The main problem of model checking in general is the state explosion problem. That is, the number of states in the model grows exponentially with the number of state variables and therefore, very quickly, models become too large to be model checked. Symbolic model checking, using BDD's, was suggested by McMillan who wrote the model checker SMV [McM93] . SMV has made model checking applicable to real life designs. Nevertheless, the state explosion problem is still the greatest concern of model checking.
Another major concern related to CTL model checking is the specification language. CTL is difficult to use for most users, and requires a new way of thinkingabout hardware design. The tree of computations is not a natural idea for most hardware designers which tend to think more in terms of a single computation. In addition, even the expert CTL user might have great difficulties expressing some properties in bare CTL.
In this paper we define the specification language RCTL which is an extension of CTL. This extension was motivated by the need of the users for tools to express hardware properties that are difficult to express in CTL. A very common property template is the following: "at the end of every finite computation that agrees with a given <computation-description>, p must be true". In RCTL, a <computation-description> is represented by a regular expression R and the syntax of the above template is fRg(p). Using regular expressions to describe sets of computations is a powerful and intuitive way of thinking.
Even though the original motivation for introducing RCTL was its expressive power and ease of use, it was also realized that RCTL has a large subset that can be verified on-the-fly. (In this paper, the term on-the-fly is used for error detection during symbolic reachability analysis.) Let M be a model and let R be a regular expression that represents an erroneous computation of M (computation that contradicts the requirements on M).
Let A(R) be a finite automaton that runs with M and enters the state match R only if the model M performs a computation that agrees with R. The specification "M has no computations that agree with R" is equivalent to M A(R) j = AG(:match R )
This check can be performed on-the-fly as described in [Lon93] and in [EM95] . That is, in the process of reachable state space computation, one checks whether A(R) enters the state match R . If it does, then model checking is stopped and the above specification fails, otherwise model checking is stopped when the entire reachable state space is computed and the specification passes. There is no need to compute the transition relation for the entire reachable state space, neither to apply model checking algorithms to verify the specification. This is an enormous saving, and the only price is the extra automaton A(R). Since the number of states in A(R) is linear in the length of R, and since A(R) does not influence M (A(R) is a satellite), in our experience this price is negligible with respect to the benefits of on-the-fly model checking. Our experience also shows that well over 80% of the formulas needed for a typical hardware design can be verified with the above on-the-fly method.
The results of this paper were implemented in 1995 in RuleBase [BBEL] , which is an IBM model checker based on SMV. RuleBase reads formulas in RCTL and decides whether it is possible to verify them on-the-fly. Formulas that can not be verified on-thefly are evaluated using the original CTL model checking algorithm. A large number of errors were detected by RuleBase using on-the-fly verification, usually much faster than they would have been detected with the original algorithm. [LP85] . A different algorithm was presented in [VW86] . In [CGH97] , LTL model checking is performed using a tableau construction and running within SMV. Tableau construction for ACTL is presented in [GL94] . In all these referenced works, the construction of the tableau is exponential in the length of the formula. In [CYF94] it is shown how to translate a specific CTL formula into an FSM in order to save run-time, on-the-fly verification is not mentioned there and no other CTL formulas are discussed. Using regular expressions for specifications is discussed in [Wol81] (for LTL) and in [IN97] (for CTL).
The rest of the paper is organized as follows. In the next section we define the specification language RCTL. In section 3, we introduce a significant subset of RCTL and show how its formulas can be verified on-the-fly. Section 4 includes some experimental results, and section 5 concludes the paper.
Definition of RCTL
In this section we define Regular CTL (RCT L) which is an extension of CTL. Let AP be a non-empty finite set of atomic propositions that includes all the signals of the model under discussion, and the constants true and false. Let B be the collection of all boolean expressions over AP. Notice that, modulo logical equivalence, B is finite.
For every regular expression R let L(R) be the language of R over the alphabet B. Let denote the empty word.
In RCTL regular expressions are used to specify sets of non-empty finite computations. Let M be a model (finite, closed, non-deterministic state machine). We say that the 
For example, if Q = q and R = p P, then Q R = (q^p)(p )P + q P Next, we define the operator S that determines, for every non-empty regular expression R, whether 2 L(R) or not. That is, S(R) = 1 if and only if 2 L(R).
Definition 2. Let Q and R be non-empty regular expressions over B, and p 2 B.
We are now ready to define RCTL. The specification language RCTL is an extension of CTL where to the usual CTL temporal operators (AX; EX; AU; EU; : : :) we add infinitely many new temporal operators, one for each regular expression over B.
Roughly, for every regular expression R we add the temporal operator fRg() and the meaning of fRg( ) is the following. For every computation 2 L(R), is true in the last cycle of . Definition 3. RCTL is the smallest superset of CTL that is closed under all boolean and temporal operators of CTL and in addition satisfies the following condition:
-If 2 RCTL and R is a non-empty regular expression over B such that S(R) = 0, then fRg( ) 2 RCTL
To formally define the semantics of RCTL we'll need the following. It is well known that for every regular expression R there exists a non deterministic finite automaton with
. The number of states in A(R) is linear in the length of R. For the purposes of what is presented in this paper, A(R) has the following properties. The input to A(R) is a stream of elements of B which should be viewed as a computation of M. A(R) has a match state and a no match state denoted by match R and no match R . The only transitions out of match R and no match R are into no match R . The set of initial states is denoted by I R .
We also need a variant of A(R) denoted by A s (R). It has an additional initial state idle R 2 I R . The only transition into idle R is from idle R itself and there are transitions out of idle R into every initial state. A s (R) has the ability to start its action in the middle of the word (computation) and ignore the prefix of that word simply by staying in idle R for an arbitrary number of cycles.
Next, the semantics of RCTL is defined in the following manner. For every 2 RCTL we define T ( ) 2 CTL and E( ) which is a collection of automata such that for every model M M j = () M (E ( )) j = T ( ) We need E( ) because the expressive power of RCTL is larger than that of CTL. This is demonstrated by the RCTL formula ftrue((true)(true)) g(p)
which expresses the fact that p is true in every even cycle. It is well known that this fact can not be expressed in CTL. In the following definition, for every regular expression Q (Q = 2 B) that appears in we'll add the automaton A s (Q) to E( ). Let us define the CTL formula T ( ) and the set E( ) for a given RCTL formula . This is done by the following recursive procedure.
Procedure 4
Initialize E( ) = ;. Let R be a non-empty regular expression with S(R) = 0. Let OP 1 be any of the usual unary CTL temporal operators and let OP 2 be any of the usual binary CTL temporal operators. Let '; 2 RCTL.
1. T (:') = :T (') and E(:') = E(') 2. T (' _ ) = T (') _ T ( ) and E(' _ ) = E(') E( ) 3. T (OP 1 (')) = OP 1 (T (')) and E(OP 1 (')) = E(') 4. T (OP 2 ('; )) = OP 2 (T ('); T ( )) and E(OP 2 ('; )) = E(') E( ) 5. T (fRg(')) and E(fRg(')) are given by the following definition Definition 5. Let P, Q and R be non-empty regular expressions, ' 2 RCTL and p 2 B. Let idle P denote the statement "A s (P ) is in the state idle P " and similarly for match P .
(a) T (fP g(')) = T (fP idle P (:idle P ) (match P _ idle P ) P + Pg('))T (') (b) E(fP g(')) = fA s (P )g E(') 6. (a) T (fP Qg(')) = T (fP idle P (:idle P ) (match P _ idle P ) Q + Qg(')) (b) E(fP Qg(')) = fA s (P )g E(fQg(')) 7. (a) T (fP + Qg(')) = T (fP g('))^T (fQg(')) (b) E(fP + Qg(')) = E(fPg(')) E(fQg(')) 8. (a) T (f(P + Q)Rg(')) = T (fP Rg('))^T (fQRg(')) (b) E(f(P + Q)Rg(')) = E(fPRg(')) E(fQRg('))
Let us emphasize that at the entrance to procedure 4 it is checked that all regular expressions R that appear in satisfy S(R) = 0 (otherwise it is an error). So, for example, fP g(') can appear only during the recursion as a sub formula, but is not a legal RCTL formula on its own. Notice that item 5 and 6 should be invoked only when P = 2 B, otherwise items 3 and 4 are sufficient. The subset of RCTL that allows the operation to be applied only to boolean expressions is in fact equal to CTL. For every formula in this subset, E( ) = ; and T is a mapping into CTL such that for every model M
M j = () M j = T ( )
The main reason for preferring RCTL over CTL as an hardware specification language is not its theoretical expressive power but rather its practical expressive power (i.e. ease of use).
The following formula is an example of RCTL relative ease of use.
AG(fwb a(v r + v wb r)g(d))
The CTL version of this formula is
AG(:(w^(EX(E bU(a^(EX(((E vU(r^:d)])( E vU(w^(EX(E bU(r^:d)])))])))))]))))
Sugar is the RuleBase specification language [BBEL] . Many useful Sugar operators are easily defined in RCTL. The formula ' until p (weak until) means that on all paths, ' is true until p is true, but p could be false forever (in which case ' stays true forever). In RCTL, ' until p is expressed by f:p :pg(')
The next event(p)(') operator states that on all paths, in the next cycle in which p is true, ' is also true. On the paths where p is never true, nothing is being claimed. In RCTL, next event(p)(') is expressed by
f:p pg(')
Notice that by definition 5, both ' until p and next event(p)(') can be expressed in CTL.
On-The-Fly Model Checking of RCTL formulas
In order to model check a CTL formula, SMV computes the transition relation of the model and then applies the CTL model checking algorithm to determine the truth value of the given CTL formula. Since the computation of the transition relation on the entire state space is often too costly, an option exists in SMV to first compute the reachable state space (this is an iterative process where at every iteration only the partial transition relation on the new states is needed), then compute the transition relation only on the full reachable state space, and finally apply the CTL model checking algorithm. According to our experience, this three stage SMV computation is by far more efficient for most hardware designs. In many examples, the tasks of computing the transition relation on the full reachable state space and applying the model checking algorithm are the bottlenecks of the whole process. In all examples they consume a significant part of the space and time resources that are needed for model checking.
If a CTL formula has the form AG(p), where p 2 B, a better technique can be used [Lon93, EM95] . Note that an AG(p) formula states that p is true in every reachable state of the model. Therefore, to disprove this formula, it is sufficient to find one state in which p is false. Let S be the set of states where p is false.
All that one needs to do is to check, after every iteration of the reachable state space analysis, whether the intersection of S with the reachable state space computed so far is empty. If it is not empty, the process is stopped and AG(p) is false, otherwise, the process continues and is terminated when the entire reachable state space has been computed, and in this case, the formula AG(p) is true.
Thus, there is no need to compute the full transition relation, neither to apply the model checking algorithm. This saves significant space and time resources. Furthermore, since this check is done "on-the-fly", in the cases where the formula fails, only a portion of the reachable states space is computed, saving even more space and time.
Experience shows that in the beginning stages of the design/verification process, most of the formulas that fail, fail quickly, and a short computation is needed to demonstrate the error in either the design or the specification. As the design process progresses, longer and longer computations are needed to reveal errors. This makes the on-the-fly approach very attractive. It finds a large number of easy bugs (in the specification or design) very quickly in the beginning and works harder, as the design/verification matures, to find the more complex errors. Unfortunately, in real life CTL model checking, most of the formulas do not have this desired form of AG(p).
To overcome this limitation, and in order to apply the on-the-fly method to a larger class of formulas F RCTL (formally defined below), we translate a formula 2 F into a CTL formula of the form AG(p) and an automaton. We then verify the AG(p) formula in a model slightly different from the original model. Note that we do not include in F formulas such as AX( ) _AX( ) since no single finite computation could demonstrate their failure.
Definition 6. F is the set of all formulas 2 RCTL for which there exists a non empty regular expression R with S(R) = 0 such that fRg(false)
The statement M j = fRg(false) simply states that the model M has no computations that belong to L(R).
Being in RCTL, formulas of the form fRg(false) can be verified as described in Section 2. However, there is an alternative way to verify this type of formulas. type formulas and hence allows one to check formulas from F on-the-fly with all the benefits that were described above. From theorem 7 it follows that for every erroneous finite computation, there is an RCTL formula that detects it and can be verified on-thefly.
The price one pays for running on-the-fly is that the model M A(R) is larger than M. However, the number of states in A(R) is linear in the length of R. In addition, A(R) has no influence on M (i.e. A(R) is a satellite). This makes the price of running on-the-fly negligible in light of the benefits one gets from this model checking technique.
In RuleBase, the user writes specifications in RCTL and the tool tries to map into F. If it succeeds, the run continues on-the-fly, otherwise it switches to normal CTL model checking as described in the previous section. The following definition describes a class of RCTL formulas that can be mapped into F. Definition 8. G, the subset of RCTL that RuleBase verifies on-the-fly is defined recursively. Let '; 2 G, p 2 B and Q a non-empty regular expression with S(Q) = 0. On each of these examples (models) we ran several formulas. Each formula ran in both normal mode and on-the-fly mode, starting with the same initial BDD ordering. For the failures, we have indicated at which iteration the failure occurred in the on-the-fly mode. All examples were run on RS/6000 with up to 500 MB of memory. Table 1 gives some information on these examples. The state variables include the variables of the environment. The number of iterations indicates the maximal number of cycles needed to reach to any given reachable state.
The rest of the tables (2 -5) compare results of running formulas in both modes. Table 2 presents a slight advantage for the on-the-fly mode. In table 3, the results of formula T1 show that, in "pass" cases, the normal mode might be comparable to the on-the-fly mode though in most of the "pass" cases the advantage is still for the onthe-fly mode (see S1 and R1). It should not be surprising that in many "pass" cases the on-the-fly mode requires less space. This happens because in the on-the-fly mode there is no need to compute the full transition relation on the entire reachable state space, only partial transition relations on the new states at every step of the reachability analysis are needed. In addition, the model checking algorithms to verify the specification are not applied in the on-the-fly mode which might save in space as well. Formula T3 in table 3 shows the remarkable advantage of the on-the-fly mode in "fail" cases. A similar advantage is demonstrated by R2 (table 4) .
The biggest advantage for the on-the-fly mode is sharply demonstrated in table 5. The formula Q1 could not run to completion in the normal mode. It successfully computed the reachable state space but it ran out of memory during the construction of the transition relation on the full reachable state space. On the other hand, in the on-the-fly mode it found an error at cycle 21 after less than 13 minutes.
Conclusion
We have introduced the specification language RCTL with the motivation of narrowing the usability gap of CTL model checking. We identified a subset of RCTL that can be verified on-the-fly, significantly reducing both space and time. The subset F of RCTL that can be verified on-the-fly might look small from a theoretical point of view, but in practice consists of most of the formulas that are used in hardware specification (at least in our methodology). Verification of formulas that belong to this subset has been reduced to invariant checking, and model checking of these formulas has been reduced to reachability analysis.
